mamot.fr is one of the many independent Mastodon servers you can use to participate in the fediverse.
Mamot.fr est un serveur Mastodon francophone, géré par La Quadrature du Net.

Server stats:

3.3K
active users

#computerarchitecture

0 posts0 participants0 posts today

On April 2, 1997, AMD released a new CPU. If it succeeded, AMD had a chance at success. If it failed, AMD would probably fail with it. That CPU was the K6, and it revitalized AMD, letting them move to the middle of the market, where margins were high enough to fund its future CPUs. #RetroComputing #TechHistory #ComputerArchitecture #Innovation #TechMilestones #1990sTech dfarq.homeip.net/amd-k6-releas

The Silicon Underground · AMD K6 released April 2, 1997It allowed AMD to move into the more lucrative middle of the market

One of the best interviews on AI and GPUs I've every seen was posted earlier today. Jensen Huang is really super smart in my opinion, and I think this interview is definitely worth watching. I can understand how it was a person like him who turned NVIDIA into a company with a market cap more than 1 trillion USD.

Jensen Huang on GPUs - Computerphile
youtube.com/watch?v=G6R7UOFx1bw

#NVIDIA#GPU#AI

Inside SiFive’s P550 Microarchitecture
🔗 old.chipsandcheese.com/2025/01

"The P550 is a 3-wide out-of-order core with a 13 stage pipeline. Out-of-order execution lets the core move past a stalled instruction to extract instruction level parallelism. It’s critical for achieving high performance because cache and memory latency can be significant limiters for modern CPUs."

Chips and Cheese · Inside SiFive’s P550 Microarchitecture
More from clamchowder

RISC-V Vector Extension overview
🔗 0x80.pl/notesen/2024-11-09-ris

"The goal of this text is to provide an overview of RISC-V Vector extension (RVV), and compare — when applicable — with widespread SIMD vector instruction sets: SSE, AVX, AVX-512, ARM Neon and SVE.
[…]
The vector extension is quite a huge addition. It adds 302 instructions plus four highly configurable load & store operations."

0x80.plRISC-V Vector Extension overview
#RISCV#RISC_V#RVV